M. Saito, Y. Yoshida, N. Miura, H. Ishikuro, and T. Kuroda, "47% Power Reduction and 91% Area Reduction in Inductive-Coupling Programmable Bus for NAND Flash Memory Stacking," IEEE Transactions on Circuits and Systems I, Vol. 57 , No. 9
pp.2269 ? 2278, Sept. 2010.
Similar posts
Peter Toth’s paper won the Jan Van Vessem Award for Outstanding EWAA Paper at ISSCC2026
March 6, 2026A 4.6–400 K Functional Ringamp-Based 250 MS/s 12 b Pipelined ADC With PVT-Robust Unity-Gain-Frequency-Aware Bias Calibration
January 12, 2026K. Yamashita, B. Hershberg, K. Yoshioka and H. Ishikuro, “A 4.6–400 K Functional Ringamp-Based 250 MS/s 12 b Pipelined ADC With PVT-Robust Unity-Gain-Frequency-Aware Bias Calibration,” in IEEE Journal of Solid-State Circuits, vol. 59, no. 3, pp. 740-752, March 2024
A Cryo-BiCMOS Controller for Quantum Computers based on Trapped Beryllium Ions
January 12, 2026Peter Toth, Paul Shine Eugine, Yerzhan Kudabay, Kaoru Yamashita, Sebastian Halama, Judi Parvizinejad, Marco Bonkowski, Hiroki Ishikuro, Christian Ospelkaus, Vadim Issakov, “A Cryo-BiCMOS Controller for Quantum Computers based on Trapped Beryllium Ions,” in IEEE Journal of Solid-State Circuits, 2024.
No Comments Yet