M. Saito, Y. Yoshida, N. Miura, H. Ishikuro, and T. Kuroda, "47% Power Reduction and 91% Area Reduction in Inductive-Coupling Programmable Bus for NAND Flash Memory Stacking," IEEE Transactions on Circuits and Systems I, Vol. 57 , No. 9
pp.2269 ? 2278, Sept. 2010.
Similar posts
Design of Dual Lower Bound Hysteresis Control in Switched-Capacitor DC–DC Converter for Optimum Efficiency and Transient Speed in Wide Loading Range for IoT Application
March 1, 2024Y. Tan, C. Huang and H. Ishikuro, “Design of Dual Lower Bound Hysteresis Control in Switched-Capacitor DC–DC Converter for Optimum Efficiency and Transient Speed in Wide Loading Range for IoT Application,” in IEEE Journal of Solid-State Circuits
Kaoru Yamashita received the Outstanding Student Paper Award at CICC2023
May 12, 2023A Load Adaptive Digital Gate Driver IC With Integrated 500 ksps ADC for Drive Pattern Selection and Functional Safety Targeting Dependable SiC Application
April 21, 2023Shusuke Kawai, Takeshi Ueno, Hiroaki Ishihara, Satoshi Takaya, Koutaro Miyazaki, Kohei Onizuka, and Hiroki Ishikuro , “An Active Slew Rate Control Gate Driver IC With Robust Discrete-Time Feedback Technique for 600-V Superjunction MOSFETs”, IEEE Transactions on Power Electronics, Vol. 38, pp. 7079 – 7091, 13 February 2023
No Comments Yet