A. Shikata, S. Ouchi, T. Kuroda, and H. Ishikuro"A 0.5V 1.1 MS/sec 6.3 fJ/Conversion-Step SAR-ADC With Tri-Level Comparator in 40 nm CMOS," IEEE Journal of Solid-State Circuits, Vol.47 , No. 4, pp.1022 – 1030, Apr., 2012.