A. Shikata, S. Ouchi, T. Kuroda, and H. Ishikuro"A 0.5V 1.1 MS/sec 6.3 fJ/Conversion-Step SAR-ADC With Tri-Level Comparator in 40 nm CMOS," IEEE Journal of Solid-State Circuits, Vol.47 , No. 4, pp.1022 – 1030, Apr., 2012.
同様の投稿
松浦正詩がAPMC2023でBest Student Paper Awardを受賞しました
3月 1, 2024A 4.6–400 K Functional Ringamp-Based 250 MS/s 12 b Pipelined ADC With PVT-Robust Unity-Gain-Frequency-Aware Bias Calibration
3月 1, 2024K. Yamashita, B. Hershberg, K. Yoshioka and H. Ishikuro, “A 4.6–400 K Functional Ringamp-Based 250 MS/s […]
A Cryogenic 12 GHz Frequency Doubler With Temperature Compensation for Trapped-Ion Quantum Computer
3月 1, 2024P. Toth, A. Meyer, S. Halama, H. Ishikuro and V. Issakov, “A Cryogenic 12 GHz Frequency Doubler With Tem […]
コメントはまだありません