K. Yoshioka, A. Shikata, R. Sekimoto, T. Kuroda, and H. Ishikuro,
"A 0.0058mm2 7.0 ENOB 24MS/s 17fJ/conv. Threshold Configuring SAR ADC with Source Voltage Shifting and Interpolation Technique,"
IEEE Symposium on VLSI Circuits, Dig. Tech. Papers, pp. C266-C267, June.14, 2013.
同様の投稿
松浦正詩がAPMC2023でBest Student Paper Awardを受賞しました
3月 1, 2024A Reader System with Single-Step Self-Jamming Cancellation for 0.86mm² Passive RFID Tags with an On-chip Antenna
3月 1, 2024M. Matsuura and H. Ishikuro, “A Reader System with Single-Step Self-Jamming Cancellation for 0.86mm² Pas […]
An Oscillator with Inductively Coupled Resonators for Readout of Stretchable Resistive Strain Sensor
3月 1, 2024B. Mårtensson, H. Mitomo, B. Behmanesh, N. Matsuhisa and H. Ishikuro, “An Oscillator with Inductively Co […]
コメントはまだありません