A. Shikata, S. Ouchi, T. Kuroda, and H. Ishikuro"A 0.5V 1.1 MS/sec 6.3 fJ/Conversion-Step SAR-ADC With Tri-Level Comparator in 40 nm CMOS," IEEE Journal of Solid-State Circuits, Vol.47 , No. 4, pp.1022 – 1030, Apr., 2012.
同様の投稿
Pulsed-Heating System With an Integrated Metal-Oxide Sensor Array Scheming Low-Power Temperature Modulation
3月 29, 2026Y. Shiiki et al., “Pulsed-Heating System With an Integrated Metal-Oxide Sensor Array Scheming Low-Power […]
Peter Tothが発表した論文がISSCC2026でThe Jan Van Vessem Award for Outstanding EWAA Paperを受賞しました
3月 6, 2026A 4.6–400 K Functional Ringamp-Based 250 MS/s 12 b Pipelined ADC With PVT-Robust Unity-Gain-Frequency-Aware Bias Calibration
1月 12, 2026K. Yamashita, B. Hershberg, K. Yoshioka and H. Ishikuro, “A 4.6–400 K Functional Ringamp-Based 250 MS/s 12 b P […]
コメントはまだありません