Koki Tanaka, Ryo Saito, and Hiroki Ishikuro, "A 1.6 Gs/S 3.17 mW 6-B Passive
Pipelined Binary-Search ADC
with Memory Effect Canceller and Reference Voltage Calibration,"
to be presented at 41th European Solid-State Circuits Conference (ESSCIRC
2015), Graz, Austria, Sept., 14-18, 2015.
同様の投稿
Peter TothがISSCC2026でThe Jan Van Vessem Award for Outstanding EWAA Paperを受賞しました
3月 6, 202613.3 A Cryo-BiCMOS Controller for 9Be+-Trapped-Ion-Based Quantum Computers
1月 12, 2026Peter Toth, Paul Shine Eugine, Yerzhan Kudabay, Kaoru Yamashita, Sebastian Halama, Hiroki Ishikuro, Christian […]
A 4.6-373K Functional 800MS/s 12b Buffer-then-Amplify Charge-Pump-Based Pipelined TI-SAR ADC with Integrated-Active-Hold Technique
1月 12, 2026K. Yamashita, K. Yoshioka, C. Ziegler, V. Issakov and H. Ishikuro, “A 4.6-373K Functional 800MS/s 12b Bu […]
コメントはまだありません