K. Yoshioka, A. Shikata, R. Sekimoto, T. Kuroda, H. Ishikuro,"An 8 bit .8 V MS/s 2-bit/step SAR ADC with Successively Activated Threshold Configuring Comparators in 40 nm CMOS," IEEE Transactions on Very Large Scale Integration Systems (Accepted).