K. Yoshioka, A. Shikata, R. Sekimoto, T. Kuroda, H. Ishikuro,"An 8 bit .8 V MS/s 2-bit/step SAR ADC with Successively Activated Threshold Configuring Comparators in 40 nm CMOS," IEEE Transactions on Very Large Scale Integration Systems (Accepted).
同様の投稿
13.3 A Cryo-BiCMOS Controller for 9Be+-Trapped-Ion-Based Quantum Computers
1月 12, 2026Peter Toth, Paul Shine Eugine, Yerzhan Kudabay, Kaoru Yamashita, Sebastian Halama, Hiroki Ishikuro, Christian […]
A 4.6-373K Functional 800MS/s 12b Buffer-then-Amplify Charge-Pump-Based Pipelined TI-SAR ADC with Integrated-Active-Hold Technique
1月 12, 2026K. Yamashita, K. Yoshioka, C. Ziegler, V. Issakov and H. Ishikuro, “A 4.6-373K Functional 800MS/s 12b Bu […]
A Cryo-BiCMOS Controller for Quantum Computers based on Trapped Beryllium Ions
1月 12, 2026Peter Toth, Paul Shine Eugine, Yerzhan Kudabay, Kaoru Yamashita, Sebastian Halama, Judi Parvizinejad, Marco Bo […]
コメントはまだありません