C. -W. Pai and H. Ishikuro, “A High-Speed Low-Power Two-Stage Comparator with Regeneration Enhancement and Through Current Suppression Techniques,” 2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS), Tempe, AZ, USA, 2023
同様の投稿
Peter Tothが発表した論文がISSCC2026でThe Jan Van Vessem Award for Outstanding EWAA Paperを受賞しました
3月 6, 202613.3 A Cryo-BiCMOS Controller for 9Be+-Trapped-Ion-Based Quantum Computers
1月 12, 2026Peter Toth, Paul Shine Eugine, Yerzhan Kudabay, Kaoru Yamashita, Sebastian Halama, Hiroki Ishikuro, Christian […]
A 4.6-373K Functional 800MS/s 12b Buffer-then-Amplify Charge-Pump-Based Pipelined TI-SAR ADC with Integrated-Active-Hold Technique
1月 12, 2026K. Yamashita, K. Yoshioka, C. Ziegler, V. Issakov and H. Ishikuro, “A 4.6-373K Functional 800MS/s 12b Bu […]
コメントはまだありません