A 0.5-V 5.2-fJ/Conversion-Step Full Asynchronous SAR ADC With Leakage Power Reduction Down to 650 pW by Boosted Self-Power Gating in 40-nm CMOS,

R. Sekimoto, A. Shikata, K. Yoshioka, T. Kuroda, H. Ishikuro,"A 0.5-V 5.2-fJ/Conversion-Step Full Asynchronous SAR ADC With Leakage Power Reduction Down to 650 pW by Boosted Self-Power Gating in 40-nm CMOS," IEEE Journal of Solid-State Circuits, Vol. 48, Issue 11, pp.2628-2636, Nov. 2013.

Achievements Paper

同様の投稿

Peter Tothが発表した論文がISSCC2026でThe Jan Van Vessem Award for Outstanding EWAA Paperを受賞しました

3月 6, 2026

13.3 A Cryo-BiCMOS Controller for 9Be+-Trapped-Ion-Based Quantum Computers

1月 12, 2026

Peter Toth, Paul Shine Eugine, Yerzhan Kudabay, Kaoru Yamashita, Sebastian Halama, Hiroki Ishikuro, Christian […]

A 4.6-373K Functional 800MS/s 12b Buffer-then-Amplify Charge-Pump-Based Pipelined TI-SAR ADC with Integrated-Active-Hold Technique

1月 12, 2026

K. Yamashita, K. Yoshioka, C. Ziegler, V. Issakov and H. Ishikuro, “A 4.6-373K Functional 800MS/s 12b Bu […]

A 0.5-V 5.2-fJ/Conversion-Step Full Asynchronous SAR ADC With Leakage Power Reduction Down to 650 pW by Boosted Self-Power Gating in 40-nm CMOS,

同様の投稿

Peter Tothが発表した論文がISSCC2026でThe Jan Van Vessem Award for Outstanding EWAA Paperを受賞しました

13.3 A Cryo-BiCMOS Controller for 9Be+-Trapped-Ion-Based Quantum Computers

A 4.6-373K Functional 800MS/s 12b Buffer-then-Amplify Charge-Pump-Based Pipelined TI-SAR ADC with Integrated-Active-Hold Technique

コメントはまだありません

コメントを残す Cancel reply