M. Nomura, A. Muramatsu, H. Takeno, S. Hattori, D. Ogawa, M. Nasu, K.Hirairi, S. Kumashiro,
S. Moriwaki, Y. Yamamoto, S. Miyano, Y. Hiraku, I.Hayashi, K. Yoshioka, A. Shikata, H. Ishikuro, M. Ahn, Y. Okuma, X. Zhang,Y. Ryu, K. Ishida, M. Takamiya, T. Kuroda, H. Shinohara, and T. Sakurai,
"0.5V Image Processor with 563 GOPS/W SIMD and 32bit CPU Using High Voltage Clock Distribution (HVCD) and Adaptive Frequency Scaling (AFS) with 40nm CMOS,"
IEEE Symposium on VLSI Circuits, Dig. Tech. Papers, pp. C36-C37, June.14, 2013.
同様の投稿
Pulsed-Heating System With an Integrated Metal-Oxide Sensor Array Scheming Low-Power Temperature Modulation
3月 29, 2026Y. Shiiki et al., “Pulsed-Heating System With an Integrated Metal-Oxide Sensor Array Scheming Low-Power […]
Peter Tothが発表した論文がISSCC2026でThe Jan Van Vessem Award for Outstanding EWAA Paperを受賞しました
3月 6, 202613.3 A Cryo-BiCMOS Controller for 9Be+-Trapped-Ion-Based Quantum Computers
1月 12, 2026Peter Toth, Paul Shine Eugine, Yerzhan Kudabay, Kaoru Yamashita, Sebastian Halama, Hiroki Ishikuro, Christian […]
コメントはまだありません